We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
DIV2 (Super FX): Difference between revisions
From SnesLab
(added flag clobber table) |
(Added links to other bitshift operators, explanation to most significant bit and differenciation to ASR.) |
||
Line 1: | Line 1: | ||
'''DIV2''' (DIVide by 2) is a [[Super FX]] instruction that shifts a register's bits one place to the right. | '''DIV2''' (DIVide by 2) is a [[Super FX]] instruction that shifts a register's bits one place to the right while also leaving the most significant bit unchanged. Unlike [[ASR]], the output becomes zero if the input is 0xFFFF. | ||
{| class="wikitable" style="float:right;clear:right;width:30%" | {| class="wikitable" style="float:right;clear:right;width:30%" | ||
Line 20: | Line 20: | ||
| | | | ||
|} | |} | ||
=== See Also === | |||
* [[ASL]] | |||
* [[ASR]] | |||
* [[LSR]] | |||
[[Category:ASM]] | [[Category:ASM]] | ||
[[Category:Enhancement Chips]] | [[Category:Enhancement Chips]] |