We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
ADC (Super FX): Difference between revisions
From SnesLab
(improve description) |
m (Fixed opcode for ADC Rn.) |
||
Line 10: | Line 10: | ||
|+ | |+ | ||
| | | | ||
| | |3D5n | ||
|2 bytes | |2 bytes | ||
|6 cycles | |6 cycles |
Revision as of 11:00, 29 November 2023
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
3D5n | 2 bytes | 6 cycles | 6 cycles | 2 cycle | |||
Immediate | 3F5n | 2 bytes | 6 cycles | 6 cycles | 2 cycle |
Flags Affected | ||||||||
---|---|---|---|---|---|---|---|---|
B | ALT1 | ALT2 | O/V | S | CY | Z | ||
0 | 0 | 0 |
ADC (Add with carry) is a Super FX instruction that performs an addition. The source register is always the first addend. The second addend may be any of the 16 R registers or an immediate value. The third addend is CY. The sum is stored in the destination register.
See Also
External Links
- Official Nintendo documentation on ADC: Page 2-9-3 of Book II