We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

PLP: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: Carr page)
Line 59: Line 59:
* [[Eyes & Lichty]] page 486, on PLP: https://archive.org/details/0893037893ProgrammingThe65816/page/n512
* [[Eyes & Lichty]] page 486, on PLP: https://archive.org/details/0893037893ProgrammingThe65816/page/n512
* [[Labiak]] page 170 on PLP: https://archive.org/details/Programming_the_65816/page/n180
* [[Labiak]] page 170 on PLP: https://archive.org/details/Programming_the_65816/page/n180
* [[MCS6500 Manual]] page on PLP: https://archive.org/details/mos_microcomputers_programming_manual/page/n142
* [[MCS6500 Manual]] page 123 on PLP: https://archive.org/details/mos_microcomputers_programming_manual/page/n142
* [[Carr]] page 268 on PLP: https://archive.org/details/6502UsersManual/page/n281
* [[Carr]] page 268 on PLP: https://archive.org/details/6502UsersManual/page/n281
* [[Leventhal]] page 3-84 on PLP: https://archive.org/details/6502-assembly-language-programming/page/n133
* [[Leventhal]] page 3-84 on PLP: https://archive.org/details/6502-assembly-language-programming/page/n133

Revision as of 04:36, 6 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Stack (Pull) 28 1 byte 4 cycles
Flags Affected
N V M X / B D I Z C
65c816 native mode
6502 emulation mode .

PLP (PulL status flags) is a 65x instruction that pulls the 8-bit value at the top of the stack into the status register.

See Also

External Links