We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Bank Address Register: Difference between revisions
From SnesLab
(datasheet URL) |
(→References: section number of datasheet) |
||
| Line 11: | Line 11: | ||
=== References === | === References === | ||
* Figure 2-21-2 on [https://archive.org/details/SNESDevManual/book1/page/n94 page 2-21-3 of Book I] of the official Super Nintendo development manual | * Figure 2-21-2 on [https://archive.org/details/SNESDevManual/book1/page/n94 page 2-21-3 of Book I] of the official Super Nintendo development manual | ||
* page 6 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf | * section 2.5 on page 6 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf | ||
[[Category:Registers]] | [[Category:Registers]] | ||
[[Category:ASM]] | [[Category:ASM]] | ||
Revision as of 23:21, 28 June 2024
Note: this page is likely inaccurate/confusing;
The Bank Address Register (also known as the bank byte) is Nintendo's name for the 8-bit register that fills in the most significant bits of a 24-bit address memory access by the 5A22. It keeps track of what bank the CPU is configured to use.
PLB is the only instruction that modifies this register.
See Also
References
- Figure 2-21-2 on page 2-21-3 of Book I of the official Super Nintendo development manual
- section 2.5 on page 6 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf