We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
LMULT (Super FX): Difference between revisions
From SnesLab
(→External Links: page 2-8-16) |
(share circuit) |
||
Line 38: | Line 38: | ||
LMULT utilizes the 8-bit multiplier four times.<sup>[3]</sup> | LMULT utilizes the 8-bit multiplier four times.<sup>[3]</sup> | ||
LMULT shares its multiplication circuit with [[FMULT]]. | |||
=== See Also === | === See Also === | ||
* [[UMULT]] | * [[UMULT]] | ||
* [[Partial Product Buffer]] | * [[Partial Product Buffer]] |
Revision as of 20:47, 29 June 2024
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Opcode | Length | ROM Speed | RAM Speed | Cache Speed | |||
3D9F | 2 bytes | 10 or 14 cycles | 10 or 14 cycles | 5 or 9 cycles |
Flags Affected | ||||||||
---|---|---|---|---|---|---|---|---|
B | ALT1 | ALT2 | O/V | S | CY | Z | ||
0 | 0 | 0 | . |
LMULT is a signed multiplication Super FX instruction. The exact speed depends on the state of the CFGR register.
LMULT utilizes the 8-bit multiplier four times.[3]
LMULT shares its multiplication circuit with FMULT.
See Also
External Links
- Official Nintendo documentation on LMULT: page 2-9-73 of Book II
- example: page 2-9-74 of Book II, lbid.
- page 2-8-16 of Book II, lbid.