We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
ADD (Super FX): Difference between revisions
From SnesLab
(→External Links: 9.7) |
(→See Also: ALT2) |
||
Line 57: | Line 57: | ||
* [[ADC]] (65c816) | * [[ADC]] (65c816) | ||
* [[SUB]] | * [[SUB]] | ||
* [[ALT2]] | |||
=== External Links === | === External Links === |
Revision as of 00:24, 6 July 2024
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
Implied (type 1) | 5n | 1 bytes | 3 cycles | 3 cycles | 1 cycle | ||
Immediate | 3E5n | 2 bytes | 6 cycles | 6 cycles | 2 cycles |
Flags Affected | ||||||||
---|---|---|---|---|---|---|---|---|
B | ALT1 | ALT2 | O/V | S | CY | Z | ||
0 | 0 | 0 | . | . | . | . |
ADD is Super FX instruction that performs an addition. The source register is always an addend. The other addend may be any of the 16 R registers or an immediate value. The sum is stored in the destination register.
Unlike with ADC, CY is not an addend.
Syntax
ADD Rn ADD #n
See Also
External Links
- Official Nintendo documentation on ADD: 9.6 Page 2-9-5 of Book II
- ADD with immediate addressing: 9.7 Page 2-9-6 of Book II