We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TSET1 (SPC700): Difference between revisions
From SnesLab
(→External Links: added anomie link) |
(logical or) |
||
| Line 35: | Line 35: | ||
|} | |} | ||
'''TSET1''' is an [[SPC700]] instruction that tests and sets memory bits using the [[accumulator]]. For every set bit in the accumulator, the corresponding memory bit is also set. | '''TSET1''' is an [[SPC700]] instruction that tests and sets memory bits using the [[accumulator]]. For every set bit in the accumulator, the corresponding memory bit is also set. In other words, a logical OR is performed. | ||
==== Syntax ==== | ==== Syntax ==== | ||
Revision as of 21:36, 13 July 2024
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Absolute | 0E | 3 bytes | 6 cycles | ||||
| Flags Affected | |||||||
|---|---|---|---|---|---|---|---|
| N | V | P | B | H | I | Z | C |
| . | . | . | . | . | . | ||
TSET1 is an SPC700 instruction that tests and sets memory bits using the accumulator. For every set bit in the accumulator, the corresponding memory bit is also set. In other words, a logical OR is performed.
Syntax
TSET1 !abs
Where abs is any address in the whole 64K bank.
See Also
External Links
- Official Super Nintendo development manual on TSET1: Table C-18 in Appendix C-9 of Book I
- subparagraph 8.2.3.2 of page 3-8-8, lbid.