We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

PLX: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: de n'd page number)
Line 54: Line 54:


=== External Links ===
=== External Links ===
* [[Eyes & Lichty]] page 487, on PLX: https://archive.org/details/0893037893ProgrammingThe65816/page/n513
* [[Eyes & Lichty]] page 487, on PLX: https://archive.org/details/0893037893ProgrammingThe65816/page/487
* [[Labiak]] page 171 on PLX: https://archive.org/details/Programming_the_65816/page/n181
* [[Labiak]] page 171 on PLX: https://archive.org/details/Programming_the_65816/page/n181
* snes9x implementation of PLX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2156
* snes9x implementation of PLX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2156

Revision as of 10:17, 15 July 2024

Basic Info
Addressing Mode Opcode Length Speed
Stack (Pull) FA 1 byte 4 cycles*
Flags Affected
N V M X D I Z C
. . . . . .

PLX (PulL X) is a 65x instruction that pulls the value at the top of the stack into the X index register. PLX increments the stack pointer before the pull.

The Labiak textbook seems to have omitted the fact that according to the datasheet, PLX affects the zero flag.

Syntax

PLX
Cycle Penalty
  • PLX takes one additional cycle if the index registers are 16 bits wide.

See Also

External Links