We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Program Bank Register: Difference between revisions
From SnesLab
(added ref) |
(which bank to fetch opcode) |
||
| Line 1: | Line 1: | ||
The '''Program Bank Register''' (PBR or K) exists on the [[65c816]]. It is 8 bits wide. It is cleared to zero on reset.<sup>[2]</sup> [[PHK]] pushes it onto the [[stack]]. | The '''Program Bank Register''' (PBR or K) exists on the [[65c816]]. It tells the processor which bank to fetch the next opcode from. It is 8 bits wide. It is cleared to zero on reset.<sup>[2]</sup> [[PHK]] pushes it onto the [[stack]]. | ||
There is also a program bank register on the [[GSU]].<sup>[1]</sup> It can be used to specify any mapped bank address.<sup>[3]</sup> | There is also a program bank register on the [[GSU]].<sup>[1]</sup> It can be used to specify any mapped bank address.<sup>[3]</sup> | ||
Revision as of 19:42, 31 July 2024
The Program Bank Register (PBR or K) exists on the 65c816. It tells the processor which bank to fetch the next opcode from. It is 8 bits wide. It is cleared to zero on reset.[2] PHK pushes it onto the stack.
There is also a program bank register on the GSU.[1] It can be used to specify any mapped bank address.[3]
See Also
Reference
- paragraph 4.5 on page 2-4-5 of Book II
- section 2.9 on page 7 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf
- Figure 2-3-2 Super FX Memory Map on page 2-3-4 of Book II