We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

CLD: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: hid archive URL for Carr)
(→‎External Links: hid archive URL for MCS)
Line 51: Line 51:
* [[Eyes & Lichty]], [https://archive.org/details/0893037893ProgrammingThe65816/page/442 page 442] on CLD
* [[Eyes & Lichty]], [https://archive.org/details/0893037893ProgrammingThe65816/page/442 page 442] on CLD
* [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n141 page 131] on CLD
* [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n141 page 131] on CLD
* [[MCS6500 Manual]] page 27 on CLD: https://archive.org/details/mos_microcomputers_programming_manual/page/n42
* 3.3.2 on [[MCS6500 Manual]], [https://archive.org/details/mos_microcomputers_programming_manual/page/n42 page 27] on CLD
* [[Carr]], [https://archive.org/details/6502UsersManual/page/n267 page 254] on CLD
* [[Carr]], [https://archive.org/details/6502UsersManual/page/n267 page 254] on CLD
* [[Leventhal]] page 3-53 on CLD: https://archive.org/details/6502-assembly-language-programming/page/n102
* [[Leventhal]] page 3-53 on CLD: https://archive.org/details/6502-assembly-language-programming/page/n102

Revision as of 03:00, 8 August 2024

Basic Info
Addressing Mode Opcode Length Speed
Implied (type 2) D8 1 byte 2 cycles
Flags Affected
N V M X D I Z C
. . . . 0 . . .

CLD is a 65x instruction that clears the decimal mode flag, switching the processor back into binary mode so ADC and SBC will operate normally.

Syntax

CLD

See Also

External Links