We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

STP: Difference between revisions

From SnesLab
Jump to: navigation, search
(note about PHI2 clock)
(STP existed on the 65c02)
Line 38: Line 38:


[[Category: ASM]]
[[Category: ASM]]
[[Category:65c816 additions]]
[[Category:65c02 additions]]

Revision as of 23:25, 7 May 2023

STP (Stop the processor) is an instruction that halts the CPU, putting it into a low power state until it is reset. The PHI2 clock is held high.

Basic Info
Addressing Mode Opcode Length Speed
implied DB 1 byte 3 cycles
Flags Clobbered
N V M X D I Z C
. . . . . . . .