We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

CLD

From SnesLab
Revision as of 06:43, 7 December 2023 by Xetheria (talk | contribs) (binary mode)
Jump to: navigation, search
Basic Info
Addressing Mode Opcode Length Speed
Implied (type 2) D8 1 byte 2 cycles
Flags Affected
N V M X D I Z C
. . . . 0 . . .

CLD is a 65x instruction that clears the decimal mode flag, switching the processor back into binary mode.

See Also

External Links