We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

DSP Interface Register

From SnesLab
Revision as of 03:25, 17 December 2023 by Xetheria (talk | contribs) (→‎Reference: page 3-3-1)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The DSP Interface Register allows for the S-SMP to communicate with the S-DSP. This register is inside the S-DSP.[2] It is 16 bits wide, consisting of two 8-bit subregisters:

  • 00F2h holds the target DSPRAM address
  • 00F3h holds the data byte 00F2h points to

Its value is indeterminate upon reset.

See Also

Reference

  1. page 3-6-1 of Book I of the official Super Nintendo development manual
  2. page 3-3-1 of Book I, lbid.
Retrieved from "https://sneslab.net/mw/index.php?title=DSP_Interface_Register&oldid=12482"