We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

PLX

From SnesLab
Revision as of 17:39, 23 August 2024 by Xetheria (talk | contribs) (deindent cycle penalty)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Basic Info
Addressing Mode Opcode Length Speed
Stack (Pull) FA 1 byte 4 cycles*
Flags Affected
N V M X D I Z C
N . . . . . Z .

PLX (PulL X) is a 65x instruction that pulls the value at the top of the stack into the X index register. PLX increments the stack pointer before the pull.

The Labiak textbook seems to have omitted the fact that according to the datasheet, PLX affects the zero flag.

Syntax

PLX

Cycle Penalty

  • PLX takes one additional cycle if the index registers are 16 bits wide.

See Also

External Links