We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

External Latch

From SnesLab
Revision as of 10:16, 23 May 2023 by Xetheria (talk | contribs) (added flags Category)
Jump to: navigation, search

The EXTLATCH line connects pin 29 of the S-PPU2 to JPIO7 on the Front Panel Daughterboard, where it is called JPIO7.

According to fullsnes, it is the lightpen signal.

There is also the external latch flag, which is bit 6 of 213Fh.