An MDR (Memory Data Register) is a theoretical buffer that explains the behavior of the open bus. Both PPU1 and PPU2 each have their own separate MDRs. The value contained by an MDR may decay over time, but the decay rates are unknown.
