We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

DSP Interface Register

From SnesLab
Revision as of 02:54, 17 December 2023 by Xetheria (talk | contribs) (see also zp)
Jump to: navigation, search

The DSP Interface Register allows for the S-SMP to communicate with the S-DSP. It is 16 bits wide, consisting of two 8-bit subregisters:

  • 00F2h holds the target DSPRAM address
  • 00F3h holds the data byte 00F2h points to

Its value is indeterminate upon reset.

See Also

Reference