We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

TSET1 (SPC700)

From SnesLab
Revision as of 19:22, 6 July 2024 by Xetheria (talk | contribs) (added syntax)
Jump to: navigation, search
Basic Info
Addressing Mode Opcode Length Speed
Absolute 0E 3 byte 6 cycles
Flags Affected
N V P B H I Z C
. . . . . .

TSET1 is an SPC700 instruction that tests and sets memory bits using the accumulator. For every set bit in the accumulator, the corresponding memory bit is also set.

Syntax

TSET1 !abs

See Also

External Links

  1. Official Super Nintendo development manual on TSET1: Table C-18 in Appendix C-9 of Book I
  2. subparagraph 8.2.3.2 of page 3-8-8, lbid.