We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
OR (Super FX)
From SnesLab
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
| Immediate | 3ECn | 2 bytes | 6 cycles | 6 cycles | 2 cycle | ||
| Implied (type 1) | Cn | 1 byte | 3 cycles | 3 cycles | 1 cycle | ||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| B | ALT1 | ALT2 | O/V | S | CY | Z | ||
| 0 | 0 | 0 | . | . | ||||
OR is a Super FX instruction that performs a logical bitwise OR between the source register and its operand. The disjunction is stored in the destination register. The operand may be any register from R1 to R15 or any immediate value from 1 to 15.
Syntax
OR Rn OR #n
Example 1
Let:
Sreg : R4 Dreg : R5 R4 = 6368h R2 = 168ch
After executing OR R2:
R5 = 77ech
Example 2
Let:
Sreg : R7 Dreg : R5 R7 = 5fa2h
After executing OR #5h
R5 = 5fa7h
See Also
External Links
- Official Nintendo documentation on OR: 9.70 on page 2-9-97 of Book II
- example: page 2-9-98 of Book II, lbid.
- immediate OR: 9.71 on page 2-9-99 of Book II