We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

AND1 (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(Clobbered -> affected)
(linkify flags)
Line 21: Line 21:
!colspan="8"|Flags Affected
!colspan="8"|Flags Affected
|+
|+
|N
|[[Negative Flag|N]]
|V
|[[Overflow Flag|V]]
|P
|[[Direct Page Flag|P]]
|B
|[[Break Flag|B]]
|H
|[[Half-Carry Flag|H]]
|I
|[[Interrupt Enable Flag|I]]
|Z
|[[Zero Flag|Z]]
|C
|[[Carry Flag|C]]
|+
|+
|.
|.

Revision as of 04:48, 27 November 2023

Basic Info
Addressing Mode Opcode Length Speed
13-bit Absolute 4A 3 bytes 4 cycles
13-bit Absolute 6A 3 bytes 4 cycles
Flags Affected
N V P B H I Z C
. . . . . . .

AND1 is an SPC700 instruction that performs a logical AND between a memory bit and the carry flag, then stores the conjunction in the carry flag. The low 13 bits of the operand specify an absolute address. The high 3 bits of the operand specify which bit at that absolute address.

See Also

External Links