We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

GETBS (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: which manual)
 
(7 intermediate revisions by the same user not shown)
Line 16: Line 16:


{| class="wikitable" style="float:right;clear:right;width:30%"
{| class="wikitable" style="float:right;clear:right;width:30%"
!colspan="9"|Flags Clobbered
!colspan="9"|Flags Affected
|+
|+
|B
|B
|ALT1
|[[ALT1]]
|ALT2
|[[ALT2]]
|O/V
|[[O/V]]
|S
|S
|CY
|[[CY]]
|Z
|Z
|+
|+
Line 35: Line 35:
|}
|}


'''GETBS''' is a [[Super FX]] instruction that loads one byte from the ROM buffer.
'''GETBS''' is a [[Super FX]] instruction that loads one byte from the [[ROM buffer]] into the low byte of the [[destination register]].  Every bit of the high byte of the destination register becomes whatever bit 7 of that loaded byte is.
 
The reason the cycle times can vary is because of the ROM buffer.


=== See Also ===
=== See Also ===
Line 44: Line 46:
=== External Links ===
=== External Links ===
* Official Super Nintendo development manual on GETBS: [https://archive.org/details/SNESDevManual/book2/page/n211 Page 2-9-55 of Book II]
* Official Super Nintendo development manual on GETBS: [https://archive.org/details/SNESDevManual/book2/page/n211 Page 2-9-55 of Book II]
* example: [https://archive.org/details/SNESDevManual/book2/page/n212 page 2-9-56 of Book II], lbid


[[Category:ASM]]
[[Category:ASM]]
[[Category:Super FX]]
[[Category:Super FX]]
[[Category:Data Transfer Instructions]]
[[Category:Data Transfer Instructions]]
[[Category:Two-byte Instructions]]

Latest revision as of 06:08, 29 November 2023

Basic Info
Opcode Length ROM Speed RAM Speed Cache Speed
3FEF 2 bytes 6 to 10 cycles 6 to 9 cycles 2 to 6 cycle
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . . . .

GETBS is a Super FX instruction that loads one byte from the ROM buffer into the low byte of the destination register. Every bit of the high byte of the destination register becomes whatever bit 7 of that loaded byte is.

The reason the cycle times can vary is because of the ROM buffer.

See Also

External Links