We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Master Clock: Difference between revisions
From SnesLab
(created page) |
(timing category) |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
The '''Master Clock''' is 21.48 MHz on NTSC and 21.28 MHz on PAL. | The '''Master Clock''' is 21.48 MHz on NTSC and 21.28 MHz on PAL. | ||
[[File:master clock schematic.png|thumb|The master clock (X1) is in region A4 of the jwdonal schematic]] | [[File:master clock schematic.png|thumb|The master clock (X1) is in region A4 of the [[jwdonal schematic]]]] | ||
=== See Also === | |||
* [[APU oscillator]] | |||
* [[CIC Clock]] | |||
=== Reference === | |||
* http://problemkaputt.de/fullsnes.htm#snestimingoscillators | * http://problemkaputt.de/fullsnes.htm#snestimingoscillators | ||
[[Category:SNES Hardware]] | |||
[[Category:Timing]] | |||
Latest revision as of 03:06, 17 July 2023
The Master Clock is 21.48 MHz on NTSC and 21.28 MHz on PAL.
The master clock (X1) is in region A4 of the jwdonal schematic