We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Memory ①: Difference between revisions
From SnesLab
(stylized ①) |
(→See Also: RAM 1 & 2) |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 7: | Line 7: | ||
=== See Also === | === See Also === | ||
* [[Memory | * [[Memory ②]] | ||
* [[RAM ①]] | |||
* [[RAM ②]] | |||
=== References === | === References === | ||
# top of [https://archive.org/details/SNESDevManual/book1/page/n93 page 2-21-2 of Book I] of the official Super Nintendo development manual, the right-hand side of the figure | |||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Address Spaces]] | |||
Revision as of 03:38, 29 November 2023
Memory ① is a region of the 5A22's address space. Memory ① consists of:
- the upper half (8000h - FFFFh) of banks 00h - 3Fh
- all of banks 40h - 7Dh
Thus, when labeled on a memory map, Memory ① forms a concave region; see Figure 2-21-1 of the official Super Nintendo development manual.
See Also
References
- top of page 2-21-2 of Book I of the official Super Nintendo development manual, the right-hand side of the figure