We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

OR1 (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: applicable memory location)
(→‎External Links: page 3-8-8)
Line 52: Line 52:
=== External Links ===
=== External Links ===
* Official Super Nintendo development manual on OR1: [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I]
* Official Super Nintendo development manual on OR1: [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I]
* https://archive.org/details/SNESDevManual/book1/page/n186
* [https://archive.org/details/SNESDevManual/book1/page/n186 page 3-8-8], lbid.


[[Category:ASM]]
[[Category:ASM]]

Revision as of 06:08, 18 December 2023

Basic Info
Addressing Mode Opcode Length Speed
13-bit Absolute 0A 3 bytes 5 cycles
13-bit Absolute 2A 3 bytes 5 cycles
Flags Affected
N V P B H I Z C
. . . . . . .

OR1 is an SPC700 instruction that performs a logical or between a memory bit and the carry flag, then stores the disjunction in the carry flag. The low 13 bits of the operand byte specify an absolute address. The high 3 bits of the operand byte specify which bit at that absolute address.

The operands are stored in the instruction stream in the opposite order they appear in the assembler source. In the assembler source, the operand on the right is the source and the operand on the left is the destination.

See Also

External Links