We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Pixel Clock: Difference between revisions
From SnesLab
(superscripted 2) |
(timing category) |
||
| Line 9: | Line 9: | ||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Video]] | [[Category:Video]] | ||
[[Category:Timing]] | |||
Latest revision as of 03:08, 17 July 2023
The Pixel Clock signal is generated by the PPU by dividing the Master Clock frequency by 4. On NTSC, the pixel clock is 5.37 MHz. On PAL, 5.32 MHz. [1]
The PPU usually emits one dot every 4 CPU clock cycles, but some long dots take more cycles. [2]
References
- https://problemkaputt.de/fullsnes.htm#snestimingoscillators
- ares/sfc/ppu/counter/inline.hpp:61