The wiki has been upgraded to MediaWiki 1.43. The wiki's theme is still being adapted to work with the new version, and may appear broken for the time being. --RanAS
Pixel Clock
From SnesLab
The Pixel Clock signal is generated by the PPU by dividing the Master Clock frequency by 4. On NTSC, the pixel clock is 5.37 MHz. On PAL, 5.32 MHz. [1]
According to the ares source code, the PPU usually emits one dot every 4 CPU clock cycles (typo for master cycles?), but some long dots take more cycles. [2]
See Also
References
- https://problemkaputt.de/fullsnes.htm#snestimingoscillators
- ares/sfc/ppu/counter/inline.hpp:61