We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

ROR: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎See Also: spc700)
 
(2 intermediate revisions by the same user not shown)
Line 63: Line 63:
=== See Also ===
=== See Also ===
* [[ROL]]
* [[ROL]]
* [[ROR (SPC700)]]
* [[ROR (Super FX)]]
* [[ROR (Super FX)]]


Line 69: Line 70:
* lbid, page 191, before & after diagram on ROR: https://archive.org/details/0893037893ProgrammingThe65816/page/n217
* lbid, page 191, before & after diagram on ROR: https://archive.org/details/0893037893ProgrammingThe65816/page/n217
* [[Labiak]] page 175 on ROR: https://archive.org/details/Programming_the_65816/page/n185
* [[Labiak]] page 175 on ROR: https://archive.org/details/Programming_the_65816/page/n185
* [[MCS6500 Manual]] page on ROR: https://archive.org/details/mos_microcomputers_programming_manual/page/n171
* [[MCS6500 Manual]] page 150 on ROR: https://archive.org/details/mos_microcomputers_programming_manual/page/n171
* [[Carr]] page on ROR: https://archive.org/details/6502UsersManual/page/n282
* [[Carr]] page 269 on ROR: https://archive.org/details/6502UsersManual/page/n282
* [[Leventhal]] page 3-87 on ROR: https://archive.org/details/6502-assembly-language-programming/page/n136
* [[Leventhal]] page 3-87 on ROR: https://archive.org/details/6502-assembly-language-programming/page/n136
* snes9x implementation of ROR: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1070
* snes9x implementation of ROR: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1070

Latest revision as of 19:24, 8 January 2024

Basic Info
Addressing Mode Opcode Length Speed
Accumulator 6A 1 byte 2 cycles
Absolute 6E 3 bytes 6 cycles*
Direct Page 66 2 bytes 5 cycles*
absolute indexed by X 7E 3 bytes 7 cycles*
direct page indexed by X 76 2 bytes 6 cycles*
Flags Affected
N V M X D I Z C
. . . . .

ROR (Rotate Right) is a 65x instruction that rotates a value and the carry flag right one bit. The least significant bit is shifted into the carry flag. The carry flag is shifted into the most significant bit.

Cycle Penalties

See Also

External Links