We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

TRB: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎See Also: TCLR1)
(improve description)
Line 7: Line 7:
|'''Speed'''
|'''Speed'''
|+
|+
|absolute
|[[Absolute Addressing | Absolute]]
|1C
|1C
|3 bytes
|3 bytes
|6 cycles
|6 cycles
|+
|+
|direct page
|[[Direct Page Addressing | Direct Page]]
|14
|14
|2 bytes
|2 bytes
Line 40: Line 40:
|}
|}


'''TRB''' (Test and Reset Bits) is a [[65c816]] instruction that tests and resets bits.
'''TRB''' (Test and Reset Bits) is a [[65c816]] instruction that tests and resets bits using the [[accumulator]].  For each set bit in the accumulator, the corresponding memory bit is cleared.


=== See Also ===
=== See Also ===

Revision as of 00:42, 24 July 2023

Basic Info
Addressing Mode Opcode Length Speed
Absolute 1C 3 bytes 6 cycles
Direct Page 14 2 bytes 5 cycles
Flags Clobbered
N V M X D I Z C
. . . . . . .

TRB (Test and Reset Bits) is a 65c816 instruction that tests and resets bits using the accumulator. For each set bit in the accumulator, the corresponding memory bit is cleared.

See Also

External Links