We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TXA: Difference between revisions
From SnesLab
(→External Links: Carr page) |
(2 cycle Instructions) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 60: | Line 60: | ||
* [[Eyes & Lichty]] page 517, on TXA: https://archive.org/details/0893037893ProgrammingThe65816/page/n543 | * [[Eyes & Lichty]] page 517, on TXA: https://archive.org/details/0893037893ProgrammingThe65816/page/n543 | ||
* [[Labiak]] page 198 on TXA: https://archive.org/details/Programming_the_65816/page/n208 | * [[Labiak]] page 198 on TXA: https://archive.org/details/Programming_the_65816/page/n208 | ||
* [[MCS6500 Manual]] page on TXA: https://archive.org/details/mos_microcomputers_programming_manual/page/n118 | * [[MCS6500 Manual]] page 100 on TXA: https://archive.org/details/mos_microcomputers_programming_manual/page/n118 | ||
* [[Carr]] page 276 on TXA: https://archive.org/details/6502UsersManual/page/n289 | * [[Carr]] page 276 on TXA: https://archive.org/details/6502UsersManual/page/n289 | ||
* [[Leventhal]] page 3-102 on TXA: https://archive.org/details/6502-assembly-language-programming/page/n151 | * [[Leventhal]] page 3-102 on TXA: https://archive.org/details/6502-assembly-language-programming/page/n151 | ||
| Line 69: | Line 69: | ||
[[Category:Transfer Instructions]] | [[Category:Transfer Instructions]] | ||
[[Category:One-byte Instructions]] | [[Category:One-byte Instructions]] | ||
[[Category:Implied Instructions]] | |||
[[Category:Two-cycle Instructions]] | |||
Latest revision as of 11:58, 14 December 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Implied (type 1) | 8A | 1 byte | 2 cycles | ||||
| Flags Affected | |||||||
|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C |
| . | . | . | . | . | . | ||
TXA is a 65x instruction that transfers the value of the X index register to the accumulator.
| Instruction Behavior | ||
|---|---|---|
| 8-bit accumulator (m=1) | 16-bit accumulator (m=0) | |
| 8-bit index registers (x=1) | 8 bits are transferred | 8 bits are transferred to the low byte of accumulator and high byte of the accumulator is zeroed |
| 16-bit index registers (x=0) | 8 bits are transferred | 16 bits are transferred |
See Also
External Links
- Eyes & Lichty page 517, on TXA: https://archive.org/details/0893037893ProgrammingThe65816/page/n543
- Labiak page 198 on TXA: https://archive.org/details/Programming_the_65816/page/n208
- MCS6500 Manual page 100 on TXA: https://archive.org/details/mos_microcomputers_programming_manual/page/n118
- Carr page 276 on TXA: https://archive.org/details/6502UsersManual/page/n289
- Leventhal page 3-102 on TXA: https://archive.org/details/6502-assembly-language-programming/page/n151
- snes9x implementation of TXA: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2384