We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
VRAM Bus Control: Difference between revisions
From SnesLab
(→External Links: bullet point to numbering) |
(hid archive URL) |
||
| Line 1: | Line 1: | ||
'''VRAM Bus Control''', so-called in Figure 2-22-1 "Super NES Functional Block Diagram" | '''VRAM Bus Control''', so-called in Figure 2-22-1 "Super NES Functional Block Diagram" of the official Super Nintendo development manual [1], is the VRAM address bus. | ||
=== External Links === | === External Links === | ||
# https://archive.org/details/SNESDevManual/book1/page/ | # [https://archive.org/details/SNESDevManual/book1/page/n98 Page 2-22-2 of Book I] | ||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Buses]] | [[Category:Buses]] | ||
Revision as of 07:35, 13 July 2023
VRAM Bus Control, so-called in Figure 2-22-1 "Super NES Functional Block Diagram" of the official Super Nintendo development manual [1], is the VRAM address bus.