We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

fullsnes: Difference between revisions

From SnesLab
Jump to: navigation, search
(superscripted)
(→‎Errata: added correct spelling of color math register name)
 
Line 2: Line 2:


=== Errata ===
=== Errata ===
* The [[Color Math]] register at 2130h is missing an "S" - the full name is CGSWSEL not CGWSEL.
* In https://problemkaputt.de/fullsnes.htm#snesapumaincpucommunicationport, fullsnes only mentions storing the entrypoint to 2142h and does not mention whether the entrypoint is a word or byte (the other places in this section where the bracket notation omits "Byte" or "Word" it is a single byte being stored).  The Official Super Nintendo development manual is clear that the program start address for the uploaded SPC700 driver is stored to both PORT 2 and 3 (as part of step 11 on page D-2).
* In https://problemkaputt.de/fullsnes.htm#snesapumaincpucommunicationport, fullsnes only mentions storing the entrypoint to 2142h and does not mention whether the entrypoint is a word or byte (the other places in this section where the bracket notation omits "Byte" or "Word" it is a single byte being stored).  The Official Super Nintendo development manual is clear that the program start address for the uploaded SPC700 driver is stored to both PORT 2 and 3 (as part of step 11 on page D-2).
* In https://problemkaputt.de/fullsnes.htm#snescartridgecicnotes, the formula for the [[Polynomial Counter]] is missing an inversion in the second term.
* In https://problemkaputt.de/fullsnes.htm#snescartridgecicnotes, the formula for the [[Polynomial Counter]] is missing an inversion in the second term.

Latest revision as of 03:36, 19 July 2023

Fullsnes is a large hardware reference for the SNES created by nocash with several ascii art illustrations.

Errata

External Links

References

  1. Page 3-5-2 of Book I of the official Super Nintendo development manual: "When CN is read, the 4-bit up counter alone is cleared through IC internal timing"
  2. page 3-7-9 of Book I lbid