The wiki has been upgraded to MediaWiki 1.43. The wiki's theme is still being adapted to work with the new version, and may appear broken for the time being. --RanAS
FLG
From SnesLab
FLG (Flag) is an 8-bit DSPRAM register located at 6Ch.
Bit 5 is ECEN. Bit 6 is the global MUTE, set on powerup. Bit 7 is RES.
The low 5 bits are NCK.
Reference
- page 3-7-8 of Book I of the official Super Nintendo development manual