We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

AND (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(made flags affected more prominent)
 
(9 intermediate revisions by the same user not shown)
Line 12: Line 12:
|2 cycles
|2 cycles
|+
|+
|[[Implied]] (type 1)
|[[Implied Indirect]] (type 1)
|26
|26
|1 byte
|1 byte
Line 52: Line 52:
|6 cycles
|6 cycles
|+
|+
|
|[[Implied Indirect]] (type 1)
|39
|39
|1 bytes
|1 bytes
|5 cycles
|5 cycles
|+
|+
|
|[[Direct Page]]
|29
|29
|3 bytes
|3 bytes
Line 70: Line 70:
{| class="wikitable" style="float:right;clear:right;width:30%"
{| class="wikitable" style="float:right;clear:right;width:30%"
!colspan="8"|Flags Affected
!colspan="8"|Flags Affected
|+
|[[Negative Flag|N]]
|[[Overflow Flag|V]]
|[[Direct Page Flag|P]]
|[[Break Flag|B]]
|[[Half-Carry Flag|H]]
|[[Interrupt Enable Flag|I]]
|[[Zero Flag|Z]]
|[[Carry Flag|C]]
|+
|+
|N
|N
|V
|P
|B
|H
|I
|Z
|C
|+
|
|.
|.
|.
|.
Line 86: Line 86:
|.
|.
|.
|.
|
|Z
|.
|.
|}
|}


'''AND''' is an [[SPC700]] instruction that performs a logical conjunction.
'''AND''' is an [[SPC700]] instruction that performs a logical conjunction.
The operands are stored in the instruction stream in the opposite order they appear in the assembler source. In the assembler source, the operand on the right is the source and the operand on the left is the destination.
==== Syntax ====
<pre>
AND A, #imm
AND A, (X)
AND A, dp
AND A, dp+X
AND A, !abs
AND A, !abs+X
AND A, !abs+Y
AND A, [dp+X]
AND A, [dp]+Y
AND (X), (Y)
AND dp<d>, dp<s>
AND dp, #imm
</pre>


=== See Also ===
=== See Also ===
Line 96: Line 114:
* [[OR (SPC700)]]
* [[OR (SPC700)]]
* [[EOR (SPC700)]]
* [[EOR (SPC700)]]
* [[AND]]
* [[AND (Super FX)]]


=== External Links ===
=== External Links ===
* Official Super Nintendo development manual on AND: [https://archive.org/details/SNESDevManual/book1/page/n231 Appendix C-6 of Book I]
* Official Super Nintendo development manual on AND: Table C-8 in [https://archive.org/details/SNESDevManual/book1/page/n231 Appendix C-6 of Book I]
* anomie: https://github.com/yupferris/TasmShiz/blob/master/spc700.txt#L319


[[Category:ASM]]
[[Category:ASM]]
[[Category:SPC700]]
[[Category:SPC700]]
[[Category:8-bit Logic Operation Commands]]
[[Category:8-bit Logic Operation Commands]]

Latest revision as of 13:51, 30 July 2024

Basic Info
Addressing Mode Opcode Length Speed
Immediate 28 2 bytes 2 cycles
Implied Indirect (type 1) 26 1 byte 3 cycles
Direct Page 24 2 bytes 3 cycles
Direct Page Indexed by X 34 2 bytes 4 cycles
Absolute 25 3 bytes 4 cycles
Absolute Indexed by X 35 3 bytes 5 cycles
Absolute Indexed by Y 36 3 bytes 5 cycles
Direct Page Indexed by X 27 2 bytes 6 cycles
Direct Page Indirect Indexed by Y 37 2 bytes 6 cycles
Implied Indirect (type 1) 39 1 bytes 5 cycles
Direct Page 29 3 bytes 6 cycles
Direct Page Immediate 38 3 bytes 5 cycles
Flags Affected
N V P B H I Z C
N . . . . . Z .

AND is an SPC700 instruction that performs a logical conjunction.

The operands are stored in the instruction stream in the opposite order they appear in the assembler source. In the assembler source, the operand on the right is the source and the operand on the left is the destination.

Syntax

AND A, #imm
AND A, (X)
AND A, dp
AND A, dp+X
AND A, !abs
AND A, !abs+X
AND A, !abs+Y
AND A, [dp+X]
AND A, [dp]+Y
AND (X), (Y)
AND dp<d>, dp<s>
AND dp, #imm

See Also

External Links