We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TSB: Difference between revisions
From SnesLab
(→External Links: hid archive URL for E&L) |
(deindent cycle penalty) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 40: | Line 40: | ||
|} | |} | ||
'''TSB''' (Test and Set Bits) is a [[65c816]] instruction that tests and sets bits using the [[accumulator]]. For each set bit of the accumulator, the corresponding memory bit | '''TSB''' (Test and Set Bits) is a [[65c816]] instruction that tests and sets bits using the [[accumulator]]. For each set bit of the accumulator, TSB sets the corresponding memory bit. | ||
TSB performs a logical AND (conjunction) and the [[zero flag]] is set or cleared to reflect whether the conjunction is zero. | TSB performs a logical AND (conjunction) and the [[zero flag]] is set or cleared to reflect whether the conjunction is zero. The conjunction itself is discarded. | ||
==== Syntax ==== | ==== Syntax ==== | ||
| Line 50: | Line 50: | ||
</pre> | </pre> | ||
==== Cycle Penalties ==== | |||
* TSB takes two extra cycles if the accumulator is 16 bits wide. | * TSB takes two extra cycles if the accumulator is 16 bits wide. | ||
* In [[direct page addressing]], TSB takes another extra cycle if the low byte of the [[direct page register]] is nonzero. | * In [[direct page addressing]], TSB takes another extra cycle if the low byte of the [[direct page register]] is nonzero. | ||
Latest revision as of 17:50, 23 August 2024
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Absolute | 0C | 3 bytes | 6 cycles* | ||||
| Direct Page | 04 | 2 bytes | 5 cycles* | ||||
| Flags Affected | |||||||
|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C |
| . | . | . | . | . | . | Z | . |
TSB (Test and Set Bits) is a 65c816 instruction that tests and sets bits using the accumulator. For each set bit of the accumulator, TSB sets the corresponding memory bit.
TSB performs a logical AND (conjunction) and the zero flag is set or cleared to reflect whether the conjunction is zero. The conjunction itself is discarded.
Syntax
TSB addr TSB dp
Cycle Penalties
- TSB takes two extra cycles if the accumulator is 16 bits wide.
- In direct page addressing, TSB takes another extra cycle if the low byte of the direct page register is nonzero.
See Also
External Links
- Eyes & Lichty, page 514 on TSB
- Labiak, page 195 on TSB
- snes9x implementation of TSB: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1348
- undisbeliever on TSB: https://undisbeliever.net/snesdev/65816-opcodes.html#tsb-test-and-set-memory-bits-against-accumulator]