We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
CPU Data Bus: Difference between revisions
From SnesLab
(more official name) |
(added link to official diagram) |
||
| Line 1: | Line 1: | ||
The '''CPU Data Bus''', (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a [[DMA]]. | The '''CPU Data Bus''', (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a [[DMA]]. It is denoted CD0~7 in Figure 2-22-1 "Super NES Functional Block Diagram" on page 2-22-2 of the official documentation. [1] | ||
=== External Links === | |||
* [1] https://archive.org/details/SNESDevManual/book1/page/n98 | |||
[[Category:Traces]] | [[Category:Traces]] | ||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Buses]] | [[Category:Buses]] | ||
Revision as of 21:09, 22 May 2023
The CPU Data Bus, (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a DMA. It is denoted CD0~7 in Figure 2-22-1 "Super NES Functional Block Diagram" on page 2-22-2 of the official documentation. [1]