We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
CPU Data Bus
From SnesLab
The CPU Data Bus, (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a DMA. It is denoted CD0~7 in Figure 2-22-1 "Super NES Functional Block Diagram." [1] It is connected to:
which are the exact same set of components that the SNES bus is connected to.
See Also
External Links
- page 2-22-2 of the official Super Nintendo development manual