We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

ARAM Write Enable Flag: Difference between revisions

From SnesLab
Jump to: navigation, search
(more proper name)
(bullet points)
 
(2 intermediate revisions by the same user not shown)
Line 1: Line 1:
The '''ARAM Write Enable Flag''' is bit 1 of the [[S-SMP]]'s TEST register (00F0h).
The '''ARAM Write Enable Flag''' is bit 1 of the [[S-SMP]]'s TEST register (00F0h):


When set, the S-SMP and S-DSP can both read and write ARAM.
* When set, the S-SMP and [[S-DSP]] can both read and write to [[ARAM]].
When clear, they can only read ARAM.
* When clear, they can only read ARAM.


=== Reference ===
=== Reference ===

Latest revision as of 01:02, 14 August 2024

The ARAM Write Enable Flag is bit 1 of the S-SMP's TEST register (00F0h):

  • When set, the S-SMP and S-DSP can both read and write to ARAM.
  • When clear, they can only read ARAM.

Reference