We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

PHY: Difference between revisions

From SnesLab
Jump to: navigation, search
(SP decremented)
 
(3 intermediate revisions by the same user not shown)
Line 36: Line 36:


'''PHY''' is a [[65c816]] instruction that pushes the value of the [[Y index register]] onto the [[stack]].  If Y is 16 bits wide, the high byte is pushed first.
'''PHY''' is a [[65c816]] instruction that pushes the value of the [[Y index register]] onto the [[stack]].  If Y is 16 bits wide, the high byte is pushed first.
The [[stack pointer]] is decremented by the number of bytes Y is.


No flags are affected.
No flags are affected.
Line 44: Line 46:
</pre>
</pre>


===== Cycle Penalty =====
==== Cycle Penalty ====
* PHY takes one additional cycle if the index registers are 16 bits wide.  
* PHY takes one additional cycle if the index registers are 16 bits wide.  


Line 54: Line 56:


=== External Links ===
=== External Links ===
* [[Eyes & Lichty]] page 482, on PHY: https://archive.org/details/0893037893ProgrammingThe65816/page/n508
* [[Eyes & Lichty]], [https://archive.org/details/0893037893ProgrammingThe65816/page/482 page 482] on PHY
* [[Labiak]] page 166 on PHY: https://archive.org/details/Programming_the_65816/page/n176
* [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n176 page 166] on PHY
* snes9x implementation of PHY: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1921
* snes9x implementation of PHY: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1921



Latest revision as of 00:05, 17 August 2024

Basic Info
Addressing Mode Opcode Length Speed
Stack (Push) 5A 1 byte 3 cycles*
Flags Affected
N V M X D I Z C
. . . . . . . .

PHY is a 65c816 instruction that pushes the value of the Y index register onto the stack. If Y is 16 bits wide, the high byte is pushed first.

The stack pointer is decremented by the number of bytes Y is.

No flags are affected.

Syntax

PHY

Cycle Penalty

  • PHY takes one additional cycle if the index registers are 16 bits wide.

See Also

External Links