We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

SEP: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎References: hid archive URL for E&L)
(note about early timing issue)
 
(3 intermediate revisions by the same user not shown)
Line 49: Line 49:
'''SEP''' (Set Status Bits) is a [[65c816]] instruction that sets bits in the [[status register]] that correspond to set bits in the operand.
'''SEP''' (Set Status Bits) is a [[65c816]] instruction that sets bits in the [[status register]] that correspond to set bits in the operand.


SEP is the only way to set the m and x flags directly (but [[PLP]] and [[RTI]] may set them too.)<sup>[1]</sup>  But, SEP can't modify those two flags in [[emulation mode]] because they are being forced to be set.
SEP is the only way to set the m and x flags directly without disturbing the [[stack]] (but [[PLP]] and [[RTI]] may set them too.)<sup>[1]</sup>  But, SEP can't modify those two flags in [[emulation mode]] because they are being forced to be set.


==== Syntax ====
==== Syntax ====
<pre>
<pre>
SEP #nvmxdizc
SEP #%nvmxdizc
</pre>
</pre>
If you only want to set one flag,  [[SED]], [[SEI]], or [[SEC]] are smaller/faster than SEP.  Early 65c816 chips had a timing problem with SEP and [[REP]] which required a [[NOP]] to be inserted after them, or to stretch the clock.<sup>[5]</sup>


=== See Also ===
=== See Also ===
* [[REP]]
* [[TSB]]
* [[TSB]]
* [[SEC]]
* [[SED]]
* [[SEI]]
* [[Derailment]]
* [[Derailment]]


Line 69: Line 67:
# snes9x implementation of SEP: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L3203
# snes9x implementation of SEP: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L3203
# undisbeliever on SEP: https://undisbeliever.net/snesdev/65816-opcodes.html#sep-set-status-bits
# undisbeliever on SEP: https://undisbeliever.net/snesdev/65816-opcodes.html#sep-set-status-bits
# http://forum.6502.org/viewtopic.php?f=4&t=5196


[[Category:ASM]]
[[Category:ASM]]

Latest revision as of 20:37, 17 August 2024

Basic Info
Addressing Mode Opcode Length Speed
Immediate E2 2 bytes 3 cycles
Flags Affected
N V M X D I Z C
emulation mode N V . . D I Z C
native mode N V M X D I Z C

SEP (Set Status Bits) is a 65c816 instruction that sets bits in the status register that correspond to set bits in the operand.

SEP is the only way to set the m and x flags directly without disturbing the stack (but PLP and RTI may set them too.)[1] But, SEP can't modify those two flags in emulation mode because they are being forced to be set.

Syntax

SEP #%nvmxdizc

If you only want to set one flag, SED, SEI, or SEC are smaller/faster than SEP. Early 65c816 chips had a timing problem with SEP and REP which required a NOP to be inserted after them, or to stretch the clock.[5]

See Also

References

  1. Eyes & Lichty, page 502 on SEP
  2. Labiak, page 183 on SEP
  3. snes9x implementation of SEP: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L3203
  4. undisbeliever on SEP: https://undisbeliever.net/snesdev/65816-opcodes.html#sep-set-status-bits
  5. http://forum.6502.org/viewtopic.php?f=4&t=5196