We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TSB: Difference between revisions
From SnesLab
(zero flag details) |
(added syntax) |
||
| Line 43: | Line 43: | ||
TSB performs a logical AND (conjunction) and the [[zero flag]] is set or cleared to reflect whether the conjunction is zero. | TSB performs a logical AND (conjunction) and the [[zero flag]] is set or cleared to reflect whether the conjunction is zero. | ||
==== Syntax ==== | |||
<pre> | |||
TSB addr | |||
TSB dp | |||
</pre> | |||
===== Cycle Penalties ===== | ===== Cycle Penalties ===== | ||
Revision as of 21:23, 6 July 2024
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Absolute | 0C | 3 bytes | 6 cycles* | ||||
| Direct Page | 04 | 2 bytes | 5 cycles* | ||||
| Flags Affected | |||||||
|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C |
| . | . | . | . | . | . | . | |
TSB (Test and Set Bits) is a 65c816 instruction that tests and sets bits using the accumulator. For each set bit of the accumulator, the corresponding memory bit is also set.
TSB performs a logical AND (conjunction) and the zero flag is set or cleared to reflect whether the conjunction is zero.
Syntax
TSB addr TSB dp
Cycle Penalties
- TSB takes two extra cycles if the accumulator is 16 bits wide.
- In direct page addressing, TSB takes another extra cycle if the low byte of the direct page register is nonzero.
See Also
External Links
- Eyes & Lichty page 514, on TSB: https://archive.org/details/0893037893ProgrammingThe65816/page/n540
- Labiak page 195 on TSB: https://archive.org/details/Programming_the_65816/page/n205
- snes9x implementation of TSB: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1348
- undisbeliever on TSB: https://undisbeliever.net/snesdev/65816-opcodes.html#tsb-test-and-set-memory-bits-against-accumulator