We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
EOR1 (SPC700): Difference between revisions
From SnesLab
(→External Links: section 8.2.3.3) |
(13-bit -> Absolute Boolean Bit, more official) |
||
Line 7: | Line 7: | ||
|'''Speed''' | |'''Speed''' | ||
|+ | |+ | ||
|[[ | |[[Absolute Boolean Bit]] | ||
|8A | |8A | ||
|3 bytes | |3 bytes |
Revision as of 07:34, 18 December 2023
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | Speed | ||||
Absolute Boolean Bit | 8A | 3 bytes | 5 cycles |
Flags Affected | |||||||
---|---|---|---|---|---|---|---|
N | V | P | B | H | I | Z | C |
. | . | . | . | . | . | . |
EOR1 is an SPC700 instruction that performs an exclusive or between a memory bit and the carry flag and stores the sum in the carry flag. The low 13 bits of the operand specify an absolute address. The high 3 bits of the operand specify which bit at that absolute address.
See Also
External Links
- Official Super Nintendo development manual on EOR1: Table C-18 in Appendix C-9 of Book I
- section 8.2.3.3 of page 3-8-8, lbid.