We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

OR1 (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(added syntax)
Line 60: Line 60:
* Official Super Nintendo development manual on OR1: [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I]
* Official Super Nintendo development manual on OR1: [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I]
* subparagraph 8.2.3.3 of [https://archive.org/details/SNESDevManual/book1/page/n186 page 3-8-8], lbid.
* subparagraph 8.2.3.3 of [https://archive.org/details/SNESDevManual/book1/page/n186 page 3-8-8], lbid.
* anomie: https://github.com/yupferris/TasmShiz/blob/master/spc700.txt#L531


[[Category:ASM]]
[[Category:ASM]]

Revision as of 21:24, 13 July 2024

Basic Info
Addressing Mode Opcode Length Speed
Absolute Boolean Bit 0A 3 bytes 5 cycles
Absolute Boolean Bit 2A 3 bytes 5 cycles
Flags Affected
N V P B H I Z C
. . . . . . .

OR1 is an SPC700 instruction that performs a logical or between a memory bit and the carry flag, then stores the disjunction in the carry flag. The low 13 bits of the operand byte specify an absolute address. The high 3 bits of the operand byte specify which bit at that absolute address.

The bit reversal operator may be prefixed to the memory bit address, in which case opcode 2A is assembled.

Syntax

OR1 C, mem. bit
OR1 C, /mem. bit

See Also

External Links