We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Index Register Select: Difference between revisions
From SnesLab
(it is bit 4) |
(becomes b flag) |
||
| Line 12: | Line 12: | ||
* [[PLP]] | * [[PLP]] | ||
* [[RTI]] | * [[RTI]] | ||
In [[emulation mode]], the x flag becomes the b flag. | |||
=== See Also === | === See Also === | ||
Revision as of 23:04, 21 July 2024
Index Register Select (X) is a flag in the processor status register (bit 4) of the 65c816. It indicates how wide the index registers are:
- When clear, both index registers are 16 bits wide.
- When set, both index registers are 8 bits wide.
It is not possible to control the width of the two index registers individually.
It can be affected by:
In emulation mode, the x flag becomes the b flag.
See Also
References
- Eyes & Lichty, page 422, Table 18.2. 65x Flags. https://archive.org/details/0893037893ProgrammingThe65816/page/422