We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

EOR (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: added anomie link)
(made flags affected more prominent)
 
Line 80: Line 80:
|[[Carry Flag|C]]
|[[Carry Flag|C]]
|+
|+
|
|N
|.
|.
|.
|.
Line 86: Line 86:
|.
|.
|.
|.
|
|Z
|.
|.
|}
|}

Latest revision as of 13:59, 30 July 2024

Basic Info
Addressing Mode Opcode Length Speed
Immediate 48 2 bytes 2 cycles
Implied Indirect (type 2) 46 1 byte 3 cycles
Direct Page 44 2 bytes 3 cycles
Direct Page Indexed by X 54 2 bytes 4 cycles
Absolute 45 3 bytes 4 cycles
Absolute Indexed by X 55 3 bytes 5 cycles
Absolute Indexed by Y 56 3 bytes 5 cycles
Direct Page Indexed Indirect by X 47 2 bytes 6 cycles
Direct Page Indirect Indexed by Y 57 2 bytes 6 cycles
Implied Indirect (type 1) 59 1 bytes 5 cycles
Direct Page 49 3 bytes 6 cycles
Direct Page Immediate 58 3 bytes 5 cycles
Flags Affected
N V P B H I Z C
N . . . . . Z .

EOR is an SPC700 instruction that performs an exclusive or.

The operands are stored in the instruction stream in the opposite order they appear in the assembler source. In the assembler source, the operand on the right is the source and the operand on the left is the destination.

Syntax

EOR A, #imm
EOR A, (X)
EOR A, dp
EOR A, dp+X
EOR A, !abs
EOR A, !abs+X
EOR A, !abs+Y
EOR A, [dp+X]
EOR A, [dp]+Y
EOR (X), (Y)
EOR dp<d>, dp<s>
EOR dp, #imm

See Also

External Links