We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
LSR (SPC700): Difference between revisions
From SnesLab
(dp by x) |
(abs admode) |
||
| Line 22: | Line 22: | ||
|5 cycles | |5 cycles | ||
|+ | |+ | ||
| | |[[Absolute Addressing | Absolute]] | ||
|4C | |4C | ||
|3 bytes | |3 bytes | ||
Revision as of 18:49, 23 July 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Accumulator | 5C | 1 byte | 2 cycles | ||||
| Direct Page | 4B | 2 bytes | 4 cycles | ||||
| Direct Page Indexed by X | 5B | 2 bytes | 5 cycles | ||||
| Absolute | 4C | 3 bytes | 5 cycles | ||||
| Flags Clobbered | |||||||
|---|---|---|---|---|---|---|---|
| N | V | P | B | H | I | Z | C |
| . | . | . | . | . | |||
LSR (Logical Shift Right) is an SPC700 instruction that shifts its operand one bit to the right, dividing it by two. The least significant bit is shifted into the carry flag. A zero is shifted into the most significant bit.
The official manual has the bit shift operators for LSR pointing the wrong way.
See Also
External Links
- Official Super Nintendo development manual on LSR: Appendix C-7 of Book I