We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

EOR1 (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: page 3-8-8)
(→‎See Also: NOT1, MOV1)
Line 40: Line 40:
* [[AND1]]
* [[AND1]]
* [[OR1]]
* [[OR1]]
* [[NOT1]]
* [[MOV1]]
* [[EOR]]
* [[EOR]]



Revision as of 06:11, 18 December 2023

Basic Info
Addressing Mode Opcode Length Speed
13-bit Absolute 8A 3 bytes 5 cycles
Flags Affected
N V P B H I Z C
. . . . . . .

EOR1 is an SPC700 instruction that performs an exclusive or between a memory bit and the carry flag and stores the sum in the carry flag. The low 13 bits of the operand specify an absolute address. The high 3 bits of the operand specify which bit at that absolute address.

See Also

External Links