We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Pipeline: Difference between revisions
From SnesLab
(mentioned internal cycle) |
(bullet points) |
||
| Line 1: | Line 1: | ||
'''Pipelining''' is a feature of 65x processors to increase throughput. | '''Pipelining''' is a feature of 65x processors to increase throughput. | ||
When finishing up an ADC instruction for example, | When finishing up an [[ADC]] instruction for example, these two things are happening simultaneously: | ||
* opcode fetch for the next instruction | |||
* the [[internal cycle]] of putting the sum into the accumulator. | |||
=== See Also === | === See Also === | ||
Latest revision as of 17:50, 22 October 2024
Pipelining is a feature of 65x processors to increase throughput.
When finishing up an ADC instruction for example, these two things are happening simultaneously:
- opcode fetch for the next instruction
- the internal cycle of putting the sum into the accumulator.