We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Pixel Clock: Difference between revisions
From SnesLab
(→References: bullet points -> numbers) |
(superscripted 2) |
||
| Line 1: | Line 1: | ||
The '''Pixel Clock''' signal is generated by the [[PPU]] by dividing the [[Master Clock]] frequency by 4. On NTSC, the pixel clock is 5.37 MHz. On PAL, 5.32 MHz. [1] | The '''Pixel Clock''' signal is generated by the [[PPU]] by dividing the [[Master Clock]] frequency by 4. On NTSC, the pixel clock is 5.37 MHz. On PAL, 5.32 MHz. <sup>[1]</sup> | ||
The PPU usually emits one dot every 4 CPU clock cycles, but some long dots take more cycles. [2] | The PPU usually emits one dot every 4 CPU clock cycles, but some long dots take more cycles. <sup>[2]</sup> | ||
=== References === | === References === | ||
Revision as of 01:18, 15 July 2023
The Pixel Clock signal is generated by the PPU by dividing the Master Clock frequency by 4. On NTSC, the pixel clock is 5.37 MHz. On PAL, 5.32 MHz. [1]
The PPU usually emits one dot every 4 CPU clock cycles, but some long dots take more cycles. [2]
References
- https://problemkaputt.de/fullsnes.htm#snestimingoscillators
- ares/sfc/ppu/counter/inline.hpp:61