We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
OR1 (SPC700): Difference between revisions
From SnesLab
(13/3 split) |
(13-bit absolute addressing) |
||
Line 7: | Line 7: | ||
|'''Speed''' | |'''Speed''' | ||
|+ | |+ | ||
| | |[[13-bit Absolute]] | ||
|0A | |0A | ||
|3 bytes | |3 bytes | ||
|5 cycles | |5 cycles | ||
|+ | |+ | ||
| | |[[13-bit Absolute]] | ||
|2A | |2A | ||
|3 bytes | |3 bytes |
Revision as of 19:55, 23 July 2023
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | Speed | ||||
13-bit Absolute | 0A | 3 bytes | 5 cycles | ||||
13-bit Absolute | 2A | 3 bytes | 5 cycles |
Flags Clobbered | |||||||
---|---|---|---|---|---|---|---|
N | V | P | B | H | I | Z | C |
. | . | . | . | . | . | . |
OR1 is an SPC700 instruction that performs a logical or between a memory bit and the carry flag, then stores the disjunction in the carry flag. The low 13 bits of the operand specify an absolute address. The high 3 bits of the operand specify which bit at that absolute address.
See Also
External Links
- Official Super Nintendo development manual on OR1: Appendix C-9 of Book I