The ARAM Write Enable Flag is bit 1 of the S-SMP's TEST register (00F0h).
When set, the S-SMP and S-DSP can both read and write ARAM. When clear, they can only read ARAM.
